155 lines
4.2 KiB
Diff
155 lines
4.2 KiB
Diff
From bcce96109c2fc3e8ed9e2ba12f1cbff43c0bd3c5 Mon Sep 17 00:00:00 2001
|
|
From: Peter Robinson <pbrobinson@gmail.com>
|
|
Date: Fri, 20 Jun 2025 17:45:02 +0100
|
|
Subject: [PATCH 1/2] Initial MNT Reform2 support
|
|
|
|
---
|
|
arch/arm/dts/rk3588-mnt-reform2-u-boot.dtsi | 20 +
|
|
board/rockchip/evb_rk3588/MAINTAINERS | 6 +
|
|
configs/mnt-reform2-rk3588_defconfig | 93 ++++
|
|
5 files changed, 898 insertions(+)
|
|
create mode 100644 arch/arm/dts/rk3588-mnt-reform2-u-boot.dtsi
|
|
create mode 100644 configs/mnt-reform2-rk3588_defconfig
|
|
|
|
diff --git a/arch/arm/dts/rk3588-mnt-reform2-u-boot.dtsi b/arch/arm/dts/rk3588-mnt-reform2-u-boot.dtsi
|
|
new file mode 100644
|
|
index 00000000000..afd33dd3248
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3588-mnt-reform2-u-boot.dtsi
|
|
@@ -0,0 +1,20 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+
|
|
+#include "rk3588-u-boot.dtsi"
|
|
+
|
|
+&fspim2_pins {
|
|
+ bootph-pre-ram;
|
|
+ bootph-some-ram;
|
|
+};
|
|
+
|
|
+&sdhci {
|
|
+ cap-mmc-highspeed;
|
|
+ mmc-hs200-1_8v;
|
|
+};
|
|
+
|
|
+&sfc {
|
|
+ flash@0 {
|
|
+ bootph-pre-ram;
|
|
+ bootph-some-ram;
|
|
+ };
|
|
+};
|
|
diff --git a/board/rockchip/evb_rk3588/MAINTAINERS b/board/rockchip/evb_rk3588/MAINTAINERS
|
|
index 1232f05a387..24cf13c3c48 100644
|
|
--- a/board/rockchip/evb_rk3588/MAINTAINERS
|
|
+++ b/board/rockchip/evb_rk3588/MAINTAINERS
|
|
@@ -29,6 +29,12 @@ F: configs/generic-rk3588_defconfig
|
|
F: arch/arm/dts/rk3588-generic.dts
|
|
F: arch/arm/dts/rk3588-generic-u-boot.dtsi
|
|
|
|
+MNT-REFORM2-RK3588
|
|
+M: Peter Robinson <pbrobinson@gmail.com>
|
|
+S: Maintained
|
|
+F: configs/mnt-reform2-rk3588_defconfig
|
|
+F: arch/arm/dts/rk3588-mnt-reform2-u-boot.dtsi
|
|
+
|
|
ORANGEPI-5-RK3588
|
|
M: Jonas Karlman <jonas@kwiboo.se>
|
|
S: Maintained
|
|
diff --git a/configs/mnt-reform2-rk3588_defconfig b/configs/mnt-reform2-rk3588_defconfig
|
|
new file mode 100644
|
|
index 00000000000..e12c48af70a
|
|
--- /dev/null
|
|
+++ b/configs/mnt-reform2-rk3588_defconfig
|
|
@@ -0,0 +1,93 @@
|
|
+CONFIG_ARM=y
|
|
+CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
+CONFIG_COUNTER_FREQUENCY=24000000
|
|
+CONFIG_ARCH_ROCKCHIP=y
|
|
+CONFIG_SF_DEFAULT_SPEED=24000000
|
|
+CONFIG_SF_DEFAULT_MODE=0x2000
|
|
+CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3588-mnt-reform2"
|
|
+CONFIG_ROCKCHIP_RK3588=y
|
|
+CONFIG_ROCKCHIP_SPI_IMAGE=y
|
|
+CONFIG_SPL_SERIAL=y
|
|
+CONFIG_TARGET_EVB_RK3588=y
|
|
+CONFIG_SYS_LOAD_ADDR=0xc00800
|
|
+CONFIG_SF_DEFAULT_BUS=5
|
|
+CONFIG_DEBUG_UART_BASE=0xFEB50000
|
|
+CONFIG_DEBUG_UART_CLOCK=24000000
|
|
+CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
|
+CONFIG_SPL_SPI=y
|
|
+CONFIG_PCI=y
|
|
+CONFIG_DEBUG_UART=y
|
|
+CONFIG_FIT=y
|
|
+CONFIG_FIT_VERBOSE=y
|
|
+CONFIG_SPL_FIT_SIGNATURE=y
|
|
+CONFIG_SPL_LOAD_FIT=y
|
|
+CONFIG_LEGACY_IMAGE_FORMAT=y
|
|
+CONFIG_DEFAULT_FDT_FILE="rockchip/rk3588-mnt-reform2"
|
|
+# CONFIG_DISPLAY_CPUINFO is not set
|
|
+CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
+CONFIG_SPL_MAX_SIZE=0x40000
|
|
+# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
+CONFIG_SPL_SPI_LOAD=y
|
|
+CONFIG_SYS_SPI_U_BOOT_OFFS=0x60000
|
|
+CONFIG_SPL_ATF=y
|
|
+CONFIG_CMD_GPIO=y
|
|
+CONFIG_CMD_GPT=y
|
|
+CONFIG_CMD_I2C=y
|
|
+CONFIG_CMD_MMC=y
|
|
+CONFIG_CMD_PCI=y
|
|
+CONFIG_CMD_USB=y
|
|
+CONFIG_CMD_USB_MASS_STORAGE=y
|
|
+# CONFIG_CMD_SETEXPR is not set
|
|
+CONFIG_CMD_REGULATOR=y
|
|
+# CONFIG_SPL_DOS_PARTITION is not set
|
|
+CONFIG_SPL_OF_CONTROL=y
|
|
+CONFIG_OF_LIVE=y
|
|
+CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
|
|
+CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
+CONFIG_SPL_REGMAP=y
|
|
+CONFIG_SPL_SYSCON=y
|
|
+CONFIG_SPL_CLK=y
|
|
+CONFIG_ROCKCHIP_GPIO=y
|
|
+CONFIG_SYS_I2C_ROCKCHIP=y
|
|
+CONFIG_LED=y
|
|
+CONFIG_LED_GPIO=y
|
|
+CONFIG_SYS_I2C_ROCKCHIP=y
|
|
+CONFIG_MISC=y
|
|
+CONFIG_SUPPORT_EMMC_RPMB=y
|
|
+CONFIG_MMC_HS400_ES_SUPPORT=y
|
|
+CONFIG_SPL_MMC_HS400_ES_SUPPORT=y
|
|
+CONFIG_MMC_HS400_SUPPORT=y
|
|
+CONFIG_SPL_MMC_HS400_SUPPORT=y
|
|
+CONFIG_MMC_SDHCI=y
|
|
+CONFIG_MMC_SDHCI_SDMA=y
|
|
+CONFIG_MMC_SDHCI_ROCKCHIP=y
|
|
+CONFIG_SPI_FLASH_SFDP_SUPPORT=y
|
|
+CONFIG_SPI_FLASH_XMC=y
|
|
+CONFIG_PHYLIB=y
|
|
+CONFIG_RTL8169=y
|
|
+CONFIG_NVME_PCI=y
|
|
+CONFIG_PCIE_DW_ROCKCHIP=y
|
|
+CONFIG_PHY_ROCKCHIP_INNO_USB2=y
|
|
+CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
|
|
+CONFIG_PHY_ROCKCHIP_USBDP=y
|
|
+CONFIG_SPL_PINCTRL=y
|
|
+CONFIG_DM_PMIC=y
|
|
+CONFIG_PMIC_RK8XX=y
|
|
+CONFIG_REGULATOR_RK8XX=y
|
|
+CONFIG_PWM_ROCKCHIP=y
|
|
+CONFIG_SPL_RAM=y
|
|
+CONFIG_BAUDRATE=1500000
|
|
+CONFIG_DEBUG_UART_SHIFT=2
|
|
+CONFIG_SYS_NS16550_MEM32=y
|
|
+CONFIG_ROCKCHIP_SFC=y
|
|
+CONFIG_ROCKCHIP_SPI=y
|
|
+CONFIG_SYSRESET=y
|
|
+CONFIG_USB=y
|
|
+CONFIG_USB_XHCI_HCD=y
|
|
+CONFIG_USB_EHCI_HCD=y
|
|
+CONFIG_USB_EHCI_GENERIC=y
|
|
+CONFIG_USB_OHCI_HCD=y
|
|
+CONFIG_USB_OHCI_GENERIC=y
|
|
+CONFIG_USB_DWC3=y
|
|
+CONFIG_USB_DWC3_GENERIC=y
|
|
+CONFIG_ERRNO_STR=y
|