6 lines
89 B
Systemverilog
6 lines
89 B
Systemverilog
module example (
|
|
input bit a_i,
|
|
output bit b_o
|
|
);
|
|
assign b_o = a_i;
|
|
endmodule
|